


Ray-tracing hardware

Ray-tracing hardware is special-purpose [computer hardware](#) designed for [accelerating ray tracing](#) calculations.



Quake Wars: Ray Traced was rendered by using now cancelled Intel's [Xeon Phi](#) PCI 3.0 board.

Introduction: Ray tracing and rasterization

The problem of rendering 3D graphics can be conceptually presented as finding all intersections between a set of "[primitives](#)" (typically [triangles](#) or [polygons](#)) and a set of "rays" (typically one or more per pixel).^[1]

Up to 2010, all typical graphic acceleration boards, called [graphics processing units](#) (GPUs), used [rasterization](#) algorithms. The [ray tracing](#) algorithm solves the [rendering](#) problem in a different way. In each step, it finds all intersections of a ray with a set of relevant primitives of the scene.

Both approaches have their own benefits and drawbacks. Rasterization can be performed using devices based on a [stream computing](#) model, one triangle at the time, and access to the complete scene is needed only once.^[a] The drawback of rasterization is that non-local effects, required for an accurate simulation of a scene, such as [reflections](#) and [shadows](#) are difficult; and [refractions](#)^[2] nearly impossible to compute.

The ray tracing algorithm is inherently suitable for scaling by [parallelization](#) of individual ray renders.^[3] However anything other than [ray casting](#) requires recursion of the ray tracing algorithm (and random access to the [scene graph](#)) to complete their analysis,^[4] since reflected, refracted, and scattered rays require that various parts of the scene be re-accessed in a way not easily predicted. But it can easily compute various kinds of [physically correct effects](#), providing much more realistic impression than rasterization.^[b]

The complexity of a well implemented ray tracing algorithm scales logarithmically;^[c] this is due to objects (triangles and collections of triangles) being placed into [BSP trees](#) or similar structures, and only being analyzed if a ray intersects with the [bounding volume](#) of the binary space partition.^{[5][d]}

Implementations

Various implementations of ray tracing hardware have been created, both experimental and commercial:

- (1996) Researchers at Princeton university proposed using DSPs to build a hardware unit for ray tracing acceleration, named "TigerSHARK".^[6]
- Implementations of [volume rendering](#) using ray tracing algorithms on custom hardware were carried out in 1999 by [Hanspeter Pfister](#)^[7] and researchers at [Mitsubishi Electric Research Laboratories](#).^[8] with the vg500 / VolumePro ASIC based system and in 2002 with [FPGAs](#) by researchers at the [University of Tübingen](#) with VIZARD II^[9]
- (2002) The computer graphics laboratory at [Saarland University](#) headed by Dr. -Ing Slusallek has produced prototype ray tracing hardware including the FPGA based fixed function data

driven [SaarCOR](#) (Saarbrücken's Coherence Optimized Ray Tracer) chip^{[10][11][12]} and a more advanced programmable (2005) processor, the Ray Processing Unit (RPU)^[13]

- (2002–2009) ART VPS company (founded 2002^[14]), situated in the UK, sold ray tracing hardware for off-line rendering. The hardware used multiple specialized processors that accelerated ray-triangle intersection tests. Software provided integration with [Autodesk Maya](#) and [Max](#) data formats, and utilized the Renderman scene description language for sending data to the processors (the .RIB or Renderman Interface Bytestream file format).^[15] As of 2010, ARTVPS no longer produces ray tracing hardware but continues to produce rendering software.^[14]
- (2009 - 2010) Intel^[16] showcased their prototype "Larrabee" GPU and Knights Ferry MIC at the [Intel Developer Forum](#) in 2009 with a demonstration of real-time ray-tracing.
- Siliconarts^[17] developed a dedicated real-time ray tracing hardware (2010). RayCore (2011), which is the world's first real-time ray tracing semiconductor IP, was announced.
- Caustic Graphics^[18] have produced a plug in card, the "CausticOne" (2010), that accelerates [global illumination](#) and other ray based rendering processes when coupled to a PC CPU and GPU. The hardware is designed to organize scattered rays (typically produced by global illumination problems) into more coherent sets (lower spatial or angular spread) for further processing by an external processor.^[19]
- Imagination Technologies, after acquiring Caustic Graphics, produced the Caustic Professional's R2500 and R2100 plug in cards containing RT2 ray trace units (RTUs). Each RTU was capable of calculating up to 50 million incoherent rays per second.^[20]
- [Nvidia](#), partnering with Microsoft [DirectX](#), announced the Nvidia RTX developer library^[21] in 2018, which promised fast real-time ray tracing solutions powered by hardware accelerated ray tracing (ASIC tensor cores) found in the [Volta](#)-generation GPUs.^[22]
- In October 2020, [AMD](#) announced further information regarding the "refresh" of the [RDNA](#) micro-architecture. According to the company, the [RDNA 2](#) micro-architecture supports real-time hardware accelerated ray tracing.^{[23][24]}

Notes

a. For additional visualisations such as shadows, or reflections such as produced by a large flat body of water an addition pass of the scene graph is required for each effect.

b. Rasterisation methods are capable of generating realistic shadows (including shadows produced by partially transparent objects), and plane reflections easily (as of 2010), but do not easily implement

reflections from non planar surfaces (excluding approximations using [normal maps](#)) or refractions.

- c. That is if X is the number of triangles, then the number of computations to complete the scene is proportional to $\log(X)$.
- d. The same methods can be used in rasterization; in a simplistic implementation, culling is limited to those BSP partitions that lie within the much larger [viewing frustum](#) (more advanced implementations including those that implement [occlusion culling](#) or [predicated rendering](#) scale better than linearly for complex (especially high occluded) scenes (Note in common API's : DirectX 10 `D3D10_QUERY_OCCLUSION_PREDICATE [1]` ([http://msdn.microsoft.com/en-us/library/ee415853\(VS.85\).aspx](http://msdn.microsoft.com/en-us/library/ee415853(VS.85).aspx)) , in OpenGL 3.0 `HP_occlusion_query`). With ray tracing the viewing frustum is replaced by the volume enclosed by a single ray (or ray bundle).

References

1. [Introduction to real time raytracing \(https://graphics.cg.uni-saarland.de/fileadmin/cguds/courses/old_courses/OpenRT/Siggraph0f5/Slusallek_Intro.ppt\)](https://graphics.cg.uni-saarland.de/fileadmin/cguds/courses/old_courses/OpenRT/Siggraph0f5/Slusallek_Intro.ppt) Course notes, Course 41, Philipp Slusallek, Peter Shirley, Bill Mark, Gordon Stoll, Ingo Wald, SIGGRAPH 2005, (powerpoint presentation), Slide 26 :[Comparison Rasterization vs. Ray Tracing \(Definitions\)](#) graphics.cg.uni-saarland.de
2. [Chris Wyman's Research: Interactive Refractions \(http://www.cs.uiowa.edu/~cwyman/publications/projects/refractions.html\)](http://www.cs.uiowa.edu/~cwyman/publications/projects/refractions.html) Archived (<https://web.archive.org/web/20100702165822/http://www.cs.uiowa.edu/~cwyman/publications/projects/refractions.html>) 2010-07-02 at the [Wayback Machine](#) Department of Computer Science at The University of Iowa, www.cs.uiowa.edu
3. SaarCOR –A Hardware Architecture for Ray Tracing, Jörg Schmittler, Ingo Wald, Philipp Slusallek, Section 2, "Previous work"
4. SaarCOR –A Hardware Architecture for Ray Tracing, Jörg Schmittler, Ingo Wald, Philipp Slusallek, Section 3, "The Ray Tracing Algorithm"
5. [Ray Tracing and Gaming - One Year Later \(http://www.pcper.com/article.php?aid=506&type=expert&pid=3\)](http://www.pcper.com/article.php?aid=506&type=expert&pid=3) Daniel Pohl, 17/1/2008, via "PCperspective", www.pcper.com
6. [A Hardware Accelerated Ray-tracing Engine \(http://cscott.net/Publications/tigershark-thesis.pdf\)](http://cscott.net/Publications/tigershark-thesis.pdf) Greg Humphreys, C. Scott Ananian (Independent Work), Department of Computer Science, Princeton University, 14/5/1996, cscott.net.
7. [The vg500 Real-Time Ray-Casting ASIC \(http://www.hotchips.org/archives/hc11/3_Tue/hc99.s5.4.Pfister.pdf\)](http://www.hotchips.org/archives/hc11/3_Tue/hc99.s5.4.Pfister.pdf) .Archived (https://web.archive.org/web/20081120045616/http://www.hotchips.org/archives/hc11/3_Tue/hc99.s5.4.Pfister.pdf) 2008-11-20 at the [Wayback Machine](#) Hanspeter Pfister, MERL - A Mitsubishi Electric Research Laboratory, Cambridge MA (USA) www.hotchips.org

8. Hanspeter Pfister, Jan Hardenbergh, Jim Knittely, Hugh Lauery, Larry Seiler (April 1999). "The VolumePro Real-Time Ray-Casting System" (<https://web.archive.org/web/20110616202224/http://people.csail.mit.edu/fredo/Book/Stuff/volumePro.pdf>) (PDF). Mitsubishi Electric. CiteSeerX 10.1.1.69.4091 (<https://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.69.4091>) . Archived from the original (<http://people.csail.mit.edu/fredo/Book/Stuff/volumePro.pdf>) (PDF) on 2011-06-16. Retrieved 2010-02-27.
9. VIZARD II: An FPGA-based Interactive Volume Rendering System (<http://www.doggetts.org/michael/Meissner-2002-VIZARDII.pdf>) Archived (<https://web.archive.org/web/20081121145838/http://www.doggetts.org/michael/Meissner-2002-VIZARDII.pdf>) 2008-11-21 at the Wayback Machine Urs Kanus, Gregor Wetekam, Johannes Hirche, Michael Meißner, University of Tübingen / Philips Research Hamburg, Graphics Hardware (2002), pp. 1–11, via www.doggetts.org
10. "SaarCOR - A Hardware Architecture for Ray Tracing" (<http://graphics.cg.uni-saarland.de/index.php?id=343>) .
11. Schmittler, Jörg; Wald, Ingo; Slusallek, Philipp (2002). "SaarCOR –A Hardware Architecture for Ray Tracing" (<https://web.archive.org/web/20110814155510/http://graphics.cg.uni-saarland.de/fileadmin/cguds/papers/2002/gh02/Schmittler-AHardwareArchitectureForRayTracing.pdf>) (PDF). Graphics Hardware. Germany: Computer Graphics Group, Saarland University: 1–11. Archived from the original (<http://graphics.cg.uni-saarland.de/fileadmin/cguds/papers/2002/gh02/Schmittler-AHardwareArchitectureForRayTracing.pdf>) (PDF) on 2011-08-14. Retrieved 2011-11-22.
12. Jörg Schmittler; Sven Woop; Daniel Wagner; Wolfgang J. Paul; Philipp Slusallek (2004). "Realtime Ray Tracing of Dynamic Scenes on an FPGA Chip". Graphics Hardware. Computer Science, Saarland University, Germany. CiteSeerX 10.1.1.72.2947 (<https://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.72.2947>) .
13. Sven Woop, Jorg Schmittler, Philipp Slusallek. "RPU: A Programmable Ray Processing Unit for Realtime Ray Tracing" (https://web.archive.org/web/20120415113958/http://graphics.cg.uni-saarland.de/fileadmin/cguds/papers/2005/rpu_siggraph/RPU_SIGGRAPH05.pdf) (PDF). Saarland University. Archived from the original (http://graphics.cg.uni-saarland.de/fileadmin/cguds/papers/2005/rpu_siggraph/RPU_SIGGRAPH05.pdf) (PDF) on 2012-04-15. Retrieved 2011-11-22.
14. About ArtVPS (<https://web.archive.org/web/20090607034740/http://www.artvps.com/content/artvps>) [www.artvps](http://www.artvps.com)
15. ALL ABOUT ARTVPS, PURE CARDS, RENDERDRIVES and RAYBOX (<http://www.protograph.co.uk/artvps.html>) Archived (<https://web.archive.org/web/20090414075505/http://www.protograph.co.uk/artvps.html>) 2009-04-14 at the Wayback Machine Mark Segasby (Protograph Ltd), www.protograph.co.uk
16. "Sean Maloney's IDF 2009 Larrabee graphics demo - YouTube" (<https://www.youtube.com/watch?v=G-FKBMct21g>) . www.youtube.com. Archived (<https://ghostarchive.org/varchive/youtube/20211221/G-FKBMct21g>) from the original on 2021-12-21. Retrieved 2021-01-06.
17. Siliconarts company website (<http://www.siliconarts.com>) www.siliconarts.com

18. *Caustic Graphics company website* (<http://www.caustic.com/>) *www.caustic.com*
19. *Reinventing Ray Tracing* (<http://www.drdobbs.com/hpc-high-performance-computing/218500694>)
15/7/2009, Jonathan Erickson interview with James McCombe of Caustic Graphics, *www.drdobbs.com*
20. *"The future of ray tracing, reviewed: Caustic's R2500 accelerator finally moves us towards real-time ray tracing | ExtremeTech"* (<http://www.extremetech.com/extreme/161074-the-future-of-ray-tracing-reviewed-caustics-r2500-accelerator-finally-moves-us-towards-real-time-ray-tracing>) . *ExtremeTech*. Retrieved 2015-10-05.
21. *"NVIDIA RTX™ Technology"* (<https://developer.nvidia.com/rtx>) . *NVIDIA Developer*. 2018-03-06. Retrieved 2018-04-20.
22. Oh, Nate. *"NVIDIA Announces RTX Technology: Real Time Ray Tracing Acceleration for Volta GPUs and Later"* (<https://www.anandtech.com/show/12546/nvidia-unveils-rtx-technology-real-time-ray-tracing-acceleration-for-volta-gpus-and-later>) . Retrieved 2018-04-20.
23. Judd, Will (October 28, 2020). *"AMD unveils three Radeon 6000 graphics cards with ray tracing and RTX-beating performance"* (<https://www.eurogamer.net/articles/digitalfoundry-2020-10-28-amd-unveils-three-radeon-6000-graphics-cards-with-ray-tracing-and-impressive-performance>) . *Eurogamer*. Retrieved October 28, 2020.
24. *"AMD Announces Ryzen "Zen 3" and Radeon "RDNA2" Presentations for October: A New Journey Begins"* (<https://www.anandtech.com/show/16077/amd-announces-ryzen-zen-3-and-radeon-rdna2-presentations-for-october-a-new-journey-begins>) . *anandtech.com*. *AnandTech*. 2020-09-09. Retrieved 2020-10-25.

Further reading

- *State of the Art in Interactive Ray Tracing* (<http://www.flipcode.net/archives/State-of-the-Art%20in%20interactive%20ray%20tracing.pdf>) Ingo Wald and Philipp Slusallek, Computer Graphics Group, Saarland University, Review article to year 2001

Retrieved from

["https://en.wikipedia.org/w/index.php?title=Ray-tracing_hardware&oldid=1061456642"](https://en.wikipedia.org/w/index.php?title=Ray-tracing_hardware&oldid=1061456642)

Last edited 7 months ago by Rlink2

WIKIPEDIA
